Takuya Kojima

Profile page

Logo

Nakamura-Takase Laboratory, Graduate School of Information Science and Technology, The University of Tokyo

E-mail:

ORCID logo 0000-0002-5943-444X

researchmap

Hosted on GitHub Pages — Theme by orderedlist

Profile

English Ver. (-> Japanese Ver.)

Research Interests


Biography

Education

Research Experience

Work Experience

Qualifications


Scholarships

  1. Repayment Exemption for Graduate Students with Excellent Achievements JASSO type-1 scholarship exemption of all of loan (2019)

Grants

Awards

  1. IEICE RECONF Excellent Presentation Award (2023)
  2. IPSJ SLDM special jury award (2023)
  3. IPSJ SLDM Excellent Presentation Award (2023)
  4. Funai Information Technology Award for Young Researchers (2023)
  5. IEEE Computer Society Japan Chapter Young Author Award (2022)
  6. IEICE CPSY Young Presentation Award (2022)
  7. The 37th Telecom System Technology Student Award, Telecommunications Advancement Foundation (2022)
  8. IEEE CEDA AJJC Design Gaia Best Poster Award (2019)
  9. IEICE CPSY Young Presentation Award (2018)

For co-authors

  1. Hisako Ito, xSIG 2024 Poster Award (2024)
  2. Hisako Ito, IPSJ ARC Young Encouragement Award (2024)
  3. Ai Nozaki, IPSJ Computer Science Research Award for Young Scientists (2024)
  4. Ai Nozaki, IPSJ ARC Young Encouragement Award (2024)
  5. Aika Kamei, IPSJ SLDM Excellent Presentation Award (2023)
  6. Aika Kamei, IEEE CEDA AJJC Academic Research Award (2022)
  7. Yosuke Yanai, IEICE CPSY Young Presentation Award (2022)
  8. Aika Kamei, IPSJ Yamashita SIG Research Award (2022)
  9. Aika Kamei, IPSJ SLDM Excellent Presentation Award (2022)
  10. Aika Kamei, IPSJ SLDM Excellent Presentation Award (2021)
  11. Aika Kamei, MCSoC 2021 Best Paper Award (2021)
  12. Ayaka Ohwada, IEICE CPSY Young Presentation Award (2020)

Publications (selected)

The full list is here.

International Journals

  1. Takuya Kojima, Hayate Okuhara, Masaaki Kondo, Hideharu Amano, “A Scalable Body Bias Optimization Method Towards Low-Power CGRAs”, IEEE Micro, Vol. 43, no. 1, pp. 49-57, Jan.-Feb. 2023. DOI: 10.1109/MM.2022.3226739. [IEEE Xplore]

  2. Takuya Kojima, Ayaka Ohwada, Hideharu Amano, “Mapping-Aware Kernel Partitioning Method for CGRAs Assisted by Deep Learning”, IEEE Transactions on Parallel and Distributed Systems. DOI: 10.1109/TPDS.2021.3107746. [IEEE Xplore] (Telecom System Technology Student Award)

  3. Takuya Kojima, Nguyen Anh Vu Doan, Hideharu Amano, “GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse Grained Reconfigurable Architectures”, IEEE Transactions on Very Large Scale Integration Systems (VLSI), Vol. 28, no. 11, pp.2383-2396, Nov 2020. DOI: 10.1109/TVLSI.2020.3009225. [IEEE Xplore] [Tool available at Github]

International Conferences (Peer-reviewed)

  1. Takeharu Ikezoe, Takuya Kojima, and Hideharu Amano, “A Coarse-Grained Reconfigurable Architecture with a Fault Tolerant Non-volatile Configurable Memory”, 2019 International Conference on Field-Programmable Technology (FPT),Tianjin, China, December, 2019.

  2. Takuya Kojima, Naoki Ando, Yusuke Matsushita and Hideharu Amano, “Demonstration of Low Power Stream Processing Using a Variable Pipelined CGRA”, 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, Spain, September, 2019. (Demo Paper) [Paper] [Poster]

  3. Takuya Kojima and Hideharu Amano, “A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures”, 28th International Conference on Field Programmable Logic and Applications (FPL), Dublin, Ireland, August, 2018. [Paper] [Poster]

  4. Takuya Kojima, Naoki Ando, Yusuke Matsushita, Hayate Okuhara, Nguyen Anh Vu Doan and Hideharu Amano, “Real Chip Evaluation of a Low Power CGRA with Optimized Application Mapping”, International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2018), Canada, June, 2018. [Paper] [Slide]

  5. Takuya Kojima, Naoki Ando, Hayate Okuhara, Hideharu Amano, “Glitch-aware Variable Pipeline Optimization for CGRAs”, ReConFig 2017, Mexico, December 2017. [Paper] [Poster]

  6. Takuya Kojima, Naoki Ando, Hayate Okuhara, Ng. Anh Vu Doan, Hideharu Amano, “Body Bias Optimization for Variable Pipelined CGRA”, 27th International Conference on Field-Programmable Logic and Applications(FPL), Belgium, September 2017. [Paper] [Poster]

Japanese domestic conferences/Technical reports

  1. Takuya Kojima, “A Performance Analysis of OpenMP GPU Offloading in LLVM”, HotSPA 2022, Yuzawa Toei Hotel, Niigata, Oct. 2022. (IEICE CPSY Young Presentation Award)

  2. 小島拓也, 天野英晴, “CGRAのためのアプリケーションマッピングフレームワークGenMapの実装と実機評価”, デザインガイア2019 -VLSI設計の新しい大地-, 愛媛県男女共同参画センター, 愛媛, 2019年11月. [Paper] (IEEE CEDA AJJC Design Gaia Best Poster Award)

  3. Takuya Kojima, Naoki Ando, Yusuke Matsushita, Hayate Okuhara, Ng. Doan Anh Vu, Hideharu Amano, “Low Power Stream Processing on a Variable Pipelined Accelerator CCSOTB2”, Hida Area Local Industry Promotion Center, Takayama-shi, Nov. 2018. [Paper] (IEICE CPSY Young Presentation Award)

Acknowledgement

A part of our work is supported by a Grant-in-Aid for Scientific Research(S) Grant Number 25220002, a Grant-in-Aid for Scientific Research(B) Grant Number 18H03215, a Grant-in-Aid for JSPS Fellows Grant Number 19J21493 and JST CREST Grant Number JPMJCR19K1. Also, A part of our work is supported by VLSI Design and Education Center(VDEC), the University of Tokyo in collaboration with Synopsys, Inc. and Cadence Design Systems, Inc.