Profile page
Nakamura-Takase Laboratory, Graduate School of Information Science and Technology, The University of Tokyo
E-mail:
Hosted on GitHub Pages — Theme by orderedlist
Japanese Ver. (-> English Ver.)
小島 拓也
東京大学 情報理工学系研究科 システム情報学専攻 中村・高瀬研究室
すべての論文リストはこちら
Takuya Kojima, Hayate Okuhara, Masaaki Kondo, Hideharu Amano, “A Scalable Body Bias Optimization Method Towards Low-Power CGRAs”, IEEE Micro, Vol. 43, no. 1, pp. 49-57, Jan.-Feb. 2023. DOI: 10.1109/MM.2022.3226739. [IEEE Xplore]
Takuya Kojima, Ayaka Ohwada, Hideharu Amano, “Mapping-Aware Kernel Partitioning Method for CGRAs Assisted by Deep Learning”, IEEE Transactions on Parallel and Distributed Systems. DOI: 10.1109/TPDS.2021.3107746. [IEEE Xplore] (Telecom System Technology Student Award)
Takuya Kojima, Nguyen Anh Vu Doan, Hideharu Amano, “GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse Grained Reconfigurable Architectures”, IEEE Transactions on Very Large Scale Integration Systems (VLSI), Vol. 28, no. 11, pp.2383-2396, Nov 2020. DOI: 10.1109/TVLSI.2020.3009225. [IEEE Xplore] [Tool available at Github]
Takeharu Ikezoe, Takuya Kojima, and Hideharu Amano, “A Coarse-Grained Reconfigurable Architecture with a Fault Tolerant Non-volatile Configurable Memory”, 2019 International Conference on Field-Programmable Technology (FPT),Tianjin, China, December, 2019.
Takuya Kojima, Naoki Ando, Yusuke Matsushita and Hideharu Amano, “Demonstration of Low Power Stream Processing Using a Variable Pipelined CGRA”, 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, Spain, September, 2019. (Demo Paper) [Paper] [Poster]
Takuya Kojima and Hideharu Amano, “A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures”, 28th International Conference on Field Programmable Logic and Applications (FPL), Dublin, Ireland, August, 2018. [Paper] [Poster]
Takuya Kojima, Naoki Ando, Yusuke Matsushita, Hayate Okuhara, Nguyen Anh Vu Doan and Hideharu Amano, “Real Chip Evaluation of a Low Power CGRA with Optimized Application Mapping”, International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2018), Canada, June, 2018. [Paper] [Slide]
Takuya Kojima, Naoki Ando, Hayate Okuhara, Hideharu Amano, “Glitch-aware Variable Pipeline Optimization for CGRAs”, ReConFig 2017, Mexico, December 2017. [Paper] [Poster]
Takuya Kojima, Naoki Ando, Hayate Okuhara, Ng. Anh Vu Doan, Hideharu Amano, “Body Bias Optimization for Variable Pipelined CGRA”, 27th International Conference on Field-Programmable Logic and Applications(FPL), Belgium, September 2017. [Paper] [Poster]
小島拓也, “LLVMにおけるOpenMP GPUオフローディングの性能調査”, HotSPA 2022, 湯沢東映ホテル, 新潟, 2022年10月. (IEICE CPSY研究会 若手発表賞受賞)
小島拓也, 天野英晴, “CGRAのためのアプリケーションマッピングフレームワークGenMapの実装と実機評価”, デザインガイア2019 -VLSI設計の新しい大地-, 愛媛県男女共同参画センター, 愛媛, 2019年11月. [Paper][Poster](IEEE CEDA AJJC Design Gaia Best Poster Award)
小島拓也,安藤尚樹, 松下悠亮, 奥原 颯, Nguyen Anh Vu Doan, 天野英晴, “可変パイプラインを持つ低消費電力アクセラレータCCSOTB2によるストリーム処理”, 萌芽的コンピューターシステム研究会, 飛騨地域地場産業振興センター, 岐阜, 2018年11月. [Paper] [Poster] (若手発表賞受賞)
本研究の一部は, JSPS科研費 基盤研究S 25220002、JSPS科研費 基盤研究B 18H03215、JSPS科研費 特別研究員奨励費 19J21493、科学技術振興機構戦略的研究推進事業(JST), CREST, JPMJCR19K1の助成を受けたものです。 また、本研究の一部は,東京大学大規模集積システム設計教育研究センターを通し、シノプシス株式会社および日本ケイデンス株式会社の協力で行われたものである。